

CS8321

Micropower 5.0 V, 150 mA Low Dropout Linear Regulator


The CS8321 is a precision 5.0 V micropower voltage regulator with very low quiescent current (140 μ A typ at 1.0 mA load). The 5.0 V output is accurate within $\pm 2\%$ and supplies 150 mA of load current with a typical dropout voltage of only 300 mV.

This combination of low quiescent current and outstanding regulator performance makes the CS8321 ideal for any battery operated equipment.

The regulator is protected against reverse battery and short circuit conditions. The device can withstand 45 V load dump transients making it suitable for use in automotive environments.

Features

- 5.0 V $\pm 2\%$ Output
- Low 140 μ A (typ) Quiescent Current
- 150 mA Output Current Capability
- Fault Protection
 - ◆ -15 V Reverse Voltage Output Current Limit
- Low Reverse Current (Output to Input)
- Pb-Free Packages are Available*



*Lead Shorted to V_{OUT} in 3-Pin Applications


Figure 1. Block Diagram

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>



MARKING DIAGRAMS



A = Assembly Location
 WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

CS8321

ABSOLUTE MAXIMUM RATINGS

Rating	Value	Unit	
Transient Input Voltage	-15, 45	V	
Output Current	Internally Limited	-	
ESD Susceptibility (Human Body Model)	2.0	kV	
Junction Temperature	-40 to 150	°C	
Storage Temperature	-65 to 150	°C	
Lead Temperature Soldering	Wave Solder (through hole styles only) Note 1 Reflow (SMD styles only) Note 2	260 peak 230 peak	°C °C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. 10 seconds max
2. 60 seconds max above 183°C

ELECTRICAL CHARACTERISTICS (6.0 V < V_{IN} < 26 V, I_{OUT} = 1.0 mA, -40°C ≤ T_A ≤ 125°C, -40°C ≤ T_J ≤ 150°C; unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
Output Stage					
Output Voltage, V _{OUT}	9.0 V < V _{IN} 16 V, 100 mA ≤ I _{OUT} ≤ 150 mA	4.9	5.0	5.1	V
Dropout Voltage (V _{IN} - V _{OUT})	I _{OUT} = 150 mA, -40°C ≤ T _A ≤ 85°C I _{OUT} = 150 mA, T _A = 125°C	-	0.3	0.5	V
		-	-	0.6	V
Quiescent Current, (I _Q)	I _{OUT} = 1.0 mA @ V _{IN} = 13 V I _{OUT} < 50 mA @ V _{IN} = 13 V I _{OUT} < 150 mA @ V _{IN} = 13 V	-	-	200	μA
		-	4.0	6.0	mA
		-	15	25	mA
Load Regulation	V _{IN} = 14 V, 100 μA < I _{OUT} < 150 mA	-	5.0	50	mV
Line Regulation	6.0 V ≤ V ≤ 26 V, I _{OUT} = 1.0 mA	-	5.0	50	mV
Ripple Rejection	7.0 ≤ V _{IN} ≤ 17 V, I _{OUT} = 150 mA, f = 120 Hz	60	75	-	dB
Current Limit	-	175	250	-	mA
Short Circuit Output Current	V _{OUT} = 0 V	60	200	-	mA
Reverse Current	V _{OUT} = 5.0 V, V _{IN} = 0 V	-	140	200	μA

PACKAGE PIN DESCRIPTION

PACKAGE PIN #		PIN SYMBOL	FUNCTION
TO-220-3	D ² PAK-3		
1	1	V _{IN}	Input voltage.
2	2	GND	Ground. All GND leads must be connected to ground.
3	3	V _{OUT}	5.0 V, ±2%, 150 mA Output.

ORDERING INFORMATION*

Device	Package	Shipping [†]
CS8321YT3	TO-220-3	50 Units / Rail
CS8321YT3G	TO-220-3 (Pb-Free)	50 Units / Rail
CS8321YDP3	D ² PAK-3	50 Units / Rail
CS8321YDP3G	D ² PAK-3 (Pb-Free)	50 Units / Rail
CS8321YDPR3	D ² PAK-3	750 Units / Tape & Reel
CS8321YDPR3G	D ² PAK-3 (Pb-Free)	750 Units / Tape & Reel

*Contact your local sales representative for SO-16, DIP-16, SO-8, and DIP-8 package options.

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

CIRCUIT DESCRIPTION AND APPLICATION NOTES

VOLTAGE REFERENCE AND OUTPUT CIRCUITRY

The CS8321 is a series pass voltage regulator. It consists of an error amplifier, bandgap voltage reference, PNP pass transistor with antisaturation control, and current limit.

As the voltage at the input, V_{IN} , is increased (Figure 1), Q_N is forward biased via R. Q_N provides base drive for Q_P . As Q_P becomes forward biased, the output voltage, V_{OUT} , begins to rise as Q_P 's output current charges the output capacitor. Once V_{OUT} rises to a certain level, the error amplifier becomes biased and provides the appropriate amount of base current to Q_P . The error amplifier monitors the scaled output voltage via an internal voltage divider, R1 and R2, and compares it to the bandgap voltage reference. The error amplifier's output is a current which is equal to the error amplifier's differential input voltage times its transconductance. Therefore, the error amplifier varies the base drive current to Q_N , which provides bias to Q_P , based on the difference between the reference voltage and the scaled output voltage, V_{OUT} .

Antisaturation Protection

An antisaturation control circuit has also been added to prevent the pass transistor from going into deep saturation, which would cause excessive power dissipation due to large bias currents lost to the substrate via a parasitic PNP transistor, as shown in Figure 2.




Figure 2. The Parasitic PNP Transistor Which Is Part of the Pass Transistor (Q_P) Structure

Current Limit Limit

The output stage is protected against short circuit conditions. As shown in Figure 3, the output current will fold back when the faulted load is continually increased. This technique has been incorporated to limit the total power dissipation across the device during a short circuit condition, since the device does not contain overtemperature shutdown.

STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.





Figure 3. Typical Current Limit and Fold Back Waveform

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor C_{OUT} shown in Figure 4 should work for most applications, however it is not necessarily the best solution.



* C_{IN} required if regulator is located far from the power supply filter.

** C_{OUT} required for stability. Capacitor must operate at minimum temperature expected.

†Pin internally shorted to V_{OUT} in 3-pin applications.

Figure 4. Test and Application Circuit Showing Output Compensation

To determine an acceptable value for C_{OUT} for a particular application, start with a tantalum capacitor of the

recommended value and work towards a less expensive alternative part.

Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

Step 7: Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of $\pm 20\%$ so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 5) is:

$$P_{D(max)} = (V_{IN(max)} - V_{OUT(min)})I_{OUT(max)} + V_{IN(max)}I_Q \quad (1)$$

where:

$V_{IN(max)}$ is the maximum input voltage,
 $V_{OUT(min)}$ is the minimum output voltage,
 $I_{OUT(max)}$ is the maximum output current for the application, and
 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}\text{C} - T_A}{P_D} \quad (2)$$

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C .

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 5. Single Output Regulator with Key Performance Parameters Labeled

HEATSINKS

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (3)$$

where:


$R_{\theta JC}$ = the junction-to-case thermal resistance,
 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and
 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.

$R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers.

CS8321

PACKAGE DIMENSIONS

TO-220-3
T SUFFIX
CASE 221A-08
ISSUE AA



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.560	0.625	14.23	15.87
B	0.380	0.420	9.66	10.66
C	0.140	0.190	3.56	4.82
D	0.025	0.035	0.64	0.89
F	0.139	0.155	3.53	3.93
G	0.100 BSC		2.54 BSC	
H	---	0.280	---	7.11
J	0.012	0.045	0.31	1.14
K	0.500	0.580	12.70	14.73
L	0.045	0.060	1.15	1.52
N	0.200 BSC		5.08 BSC	
Q	0.100	0.135	2.54	3.42
R	0.080	0.115	2.04	2.92
S	0.020	0.055	0.51	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---

PACKAGE THERMAL DATA

Parameter		TO-220-3	D ² PAK-3	Unit
R _{θJC}	Typical	3.5	1.0*	°C/W
R _{θJA}	Typical	50	10-50†	°C/W


*Depending on die area.

†Depending on thermal properties of substrate. $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$.

CS8321

PACKAGE DIMENSIONS

D²PAK-3
DP SUFFIX
CASE 418AB-01
ISSUE 0



NOTES:

1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. PACKAGE OUTLINE EXCLUSIVE OF MOLD FLASH AND METAL BURRS.
4. PACKAGE OUTLINE INCLUSIVE OF PLATING THICKNESS.
5. FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A AND LEAD SURFACE.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.396	0.406	10.05	10.31
B	0.330	0.340	8.38	8.64
C	0.170	0.180	4.31	4.57
D	0.026	0.036	0.66	0.91
E	0.045	0.055	1.14	1.40
G	0.100 REF		2.54 REF	
H	0.580	0.620	14.73	15.75
K	0.055	0.066	1.40	1.68
L	0.000	0.010	0.00	0.25
M	0.098	0.108	2.49	2.74
N	0.017	0.023	0.43	0.58
P	0.090	0.110	2.29	2.79
R	0°	8°	0°	8°
S	0.095	0.105	2.41	2.67
U	0.30 REF		7.62 REF	
V	0.305 REF		7.75 REF	
W	0.010		0.25	

ON Semiconductor and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
 Literature Distribution Center for ON Semiconductor
 P.O. Box 61312, Phoenix, Arizona 85082-1312 USA
Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your local Sales Representative.